



1802 can do serial I/O at same time as video. Every 13th HSYNC line is 1200 baud.

D1-D2 OR gate: Can receive serial from 1802MC or PC via USB.

From 1802MC Q serial output

Q sends serial data to BOTH PC and 1802MC connectors.

High for INP or OUT instruction

P4 Power + Serial Connector
 pin 6 /ON: GND=Run +5=Reset
 pin 5 TX: TTL serial out
 pin 4 RX: TTL serial in
 pin 3 VDD: +5 VDC
 pin 2 key: (no pin)
 pin 1 GND: common for +5V

U6: RST=1 on 262 60Hz Q7,Q8,Q14 or 312 50Hz Q9,Q10,Q11,Q14

U7: Program for 60Hz or 50Hz. A 4K 27C32 could have both.

U8: Bit 0,Q1,R5 latches TVON (1=video, 0=sync only). Bits 1-2 are a /4 ring counter to make Q1-Q2. Bit 7 is the VSYNC latch (1=VSYNC, 0=video, blank).

Video levels
 White 1.2V
 Black 0.8v
 Blank 0.4v
 Sync 0v

HORIZONTAL TIMING
 1802 and DOT clock=4MHz
 HSYNC=DOT/256=15.625Hz
 64uS/line=32 2uS bus cycle
 24 DMA cycles (75%)
 8 CPU bus cycles (25%)
 (4 2-cycle instructions)

24 bytes/line=192 bits. Use 192 vertical lines for "square" pixels. RAM: 24x192=4608 bytes. If INT handler is active during DMA (to scan keys, serial I/O, repeat lines like 1861) then Main can have 3-cycle instructions but INT overhead is 73%. If INT handler exits when DMA starts, Main must be 2-cycle instructions but INT overhead is only 55%.

Q1-Q14 counter 2223 468002468 2223 4680024
 /HSYNC
 /BLANK
 /DMA-OUT
 SC1
 8 CPU, 24 DMA cycles
 XX_XXXXXXXXXXXXXXXXX_X
 VIDEO

U8,U6 OUTPUTS
 60Hz: 15.625KHz HSYNC / 262 lines = 59.637Hz VSYNC
 50Hz: 15.625KHz HSYNC / 312 lines = 50.08Hz VSYNC
 /VSYNC low on lines 0-11 (Q14=0 Q9:Q8=0,01,10)
 /INT low on lines 38-39 (Q14=0 Q11=1 Q8=1 Q7=1)
 Line 0-11: VSYNC, with 3 cycles inverted HSYNC.
 Line 12-39: Blank (top margin).
 Line 38-39: /INT=0. 69 bus cycles before 1st DMA to save regs and initialize. End with IDL to wait for DMA (allows 3-cycle instructions).
 Line 40-231: DMA (192 lines of 24 DMA cycles).
 Also, /EF1=0 to tell Interrupt handler that DMA still in progress. Use to repeat lines to save RAM and reduce vertical resolution.
 Line 232-261 (or 232-311): Blank (bot margin).
 Line 262 (or 312): RST=1 to reset U6.

bottom margin-><-----vertical sync pulse-----><-----top margin
 /HSYNC
 /BLANK
 VIDEO

Notes:
 Program U7 to account for U8 delaying /BLANK, /VSYNC, /EF1, VSYNC and RST by 1 bus cycle.
 Rev.B: U11-15 was hi; now low.

TMSI c/o Lee Hart		
814 8th Ave N Sartell MN 56377 leeahart@earthlink.net		
Title	1802 VIP2K - VIP in an Altoids tin	
Size	Document Number	REV
B	C:\ORCAD\SHEET\1802VIP2K.SCH	B
Date:	September 12, 2018	Sheet 1 of 1